Representation of numbers in Verilog

Number can be represented as constants in Verilog, the format is:

$$\text{<size in bits>’<identifier><digits>}$$

The indetifier can represent binary (b), octal (o), hexadecimal (h) or d (decimal).